What does a for loop do in VHDL?

This post is for paying subscribers only